# A Multilevel AC/AC Converter With Reduced Number of Switches 

Faramarz Jahani ${ }^{\circledR}$ and Mohammad Monfared, Senior Member, IEEE


#### Abstract

In this paper, a single-phase multilevel ac/ac converter with reduced number of power semiconductor devices is proposed. For the simple case of a three-level converter, only three bidirectional switches and two capacitors are required. The proposed converter provides a highly sinusoidal and regulated output voltage with a simple topology. The efficiency is high because in each state of operation only one semiconductor conducts. The converter can be easily extended to any desired levels in the output voltage to even more reduce the output total harmonics distortion. Another advantage of the proposed converter is that by increasing the voltage levels, the stress on the switches will decrease. The proper performance of the proposed converter is confirmed through extensive simulation and experimental tests.


Index Terms-AC/AC converter, efficiency, n-level voltage, stress voltage, total harmonics distortion (THD).

## I. Introduction

FOLLOWING the recent advances in power electronics, such as the availability of high-power/voltage transistor switches and development of efficient modulation and control algorithms, new topologies for conventional converters are under serious investigations by researchers. In this way, the phasecontrolled ac voltage regulators are recently replaced by pulse width modulated (PWM) ac to ac converters, which can generate the high-quality input and output waveforms with minimum harmonic distortions [1]-[12]. A serious problem with these converters is the lower voltage rating of available transistor switches compared to the thyristors, which are used in the structure of conventional phase-controlled converters. A recent solution to this problem is the adoption of multilevel conversion concepts to the ac/ac converter circuits [13].

The multilevel power conversion technique was first proposed for the dc/ac converters [14]-[20] and was then successfully adopted to the dc/dc converters [21], [22]. Most recently, multilevel ac choppers are proposed for high-power and mediumvoltage applications [23]-[29], where the availability of semiconductor devices is a major challenge. Besides, the multilevel

[^0]technique offers many other practical advantages, such as reduced total harmonics distortion (THD) of the output voltage, less voltage stress on the power semiconductors, less distortion of the input current and filtering requirements, etc.

The main idea of multilevel ac/ac power conversion is to use a combination of capacitors and bidirectional semiconductor switches to divide the switched voltages to some lower levels.

The result is a staircase voltage waveform in the output while the voltage stress on each semiconductor switch is much lower than the main voltages. Available multilevel ac choppers are basically derived from the conventional two-level ones by replacing the bidirectional switches with the capacitor clamped base cells and/or by series or parallel connection of floating capacitors [23]. While all these conventional multilevel ac choppers offer the advantages of lower voltage stresses, bidirectional power flow, high input power factor and high quality and regulated output waveforms, but all suffer from requiring a large number of switches, especially when the number of output levels increases. For example, all topologies proposed yet require at least four bidirectional switches to generate a three-level output.

Consequently, in this paper, a novel three-level ac/ac converter is proposed that can generate the output levels of $V_{i}, V_{i} / 2$, and 0 , with a reduced number of power switches (three bidirectional switches). However, the proposed converter circuit has the flexibility to easily increase the number of voltage levels. In addition to the reduced number of switches, which translates to a lower cost and volume, the proposed converter presents very low conduction losses, since in all operating states only one switch conducts.

The paper is arranged as follows. Section II describes the proposed ac/ac converter. In Section III, the operation states of the ac/ac converter are investigated. Section IV presents the steps to calculate the output voltage equation. Section V discusses the design of the converter parameters. In Section VI, the proposed converter is compared with other competitors. In Section VII, a procedure based on genetic algorithms is proposed to determine the optimum duty ratios in order to minimize the output voltage THD. Simulation and experimental results illustrating the performance of the converter are presented in Section VIII. Section IX concludes the paper.

## II. Proposed Converter Topology

Fig. 1 shows the proposed multilevel ac/ac converter. In this structure, the number of switches depends on the number of levels. The ac-link capacitors $C_{1}-C_{n}$ are large enough to be


Fig. 1. Proposed multilevel ac/ac converter.


Fig. 2. Proposed three-level ac/ac converter.

Table I
Possible Switching States and the Generated Voltages

| Output | State | $\mathrm{S}_{1}$ | $\mathrm{~S}_{2}$ | $\mathrm{~S}_{3}$ |
| :--- | :---: | :---: | :---: | :---: |
| $V_{i}$ | I | 1 | 0 | 0 |
| $V_{i} / 2$ | II\&IV | 0 | 1 | 0 |
| 0 | III | 0 | 0 | 1 |

considered as a constant voltage source during a short switching period. As will be demonstrated, the switch directly connected between the power supply and the load $\left(\mathrm{S}_{1}\right)$ and the free-wheeling switch $\left(\mathrm{S}_{x}\right)$ work at half of the switching frequency and switches $S_{2}-S_{n}$ work at the switching frequency. The switch $\mathrm{S}_{x}$ provides the free-wheeling path for the load current during the commutation of main switches and also generates the zero-level output. Unlike most conventional circuits, in the circuit of Fig. 1, only one switch conducts at any time that substantially reduces the conduction losses. As already stated and it is obvious in Fig. 1, the proposed converter can theoretically generate any desired number of levels by connecting the same number of voltage dividing capacitors in series. However, for the sake of simplicity, the rest of paper focuses on the simplest case of a three-level converter, shown in Fig. 2. Table I illustrates all possible switching states and associated output voltage levels.

Evidently, the proposed three-level buck ac/ac converter can generate the output voltages equal to $V_{i}, V_{i} / 2$ and 0 , assumed that the input capacitors $C_{1}$ and $C_{2}$ are equal.

## ili. Operation Principle and Output Voltage Analysis

To simplify the steady-state analysis, the following assumptions are made: the switching and conduction losses of the components are neglected, the input and output voltages are considered constant during a switching period $T_{s}$, the ac-link capacitors $C_{1}$ and $C_{2}$ are large enough to be considered as constant ac voltage sources with the instantaneous value of $V_{i} / 2$. The converter in Fig. 2 has four distinct operating states, which are explained in the following.

## A. Operation State I

In state $\mathrm{I},[\mathrm{t} 1 \sim \mathrm{t} 2]$ [refer to Figs. 4 and 3(a)], the switch $\mathrm{S}_{1}$ conducts. The switching period is $T$ and the switch-on ratio (or $S_{1}$ duty ratio) is $D_{1}$. The switch is open for the rest of the switching period, i.e., $\left(1-D_{1}\right) T$. The current through inductance changes during state I as given by the following, in which $V_{c}$ is the output voltage:

$$
\begin{equation*}
I_{\max 1}-I_{\min 1}=\left(\frac{V_{i}-V_{c}}{L}\right) D_{1} T \tag{1}
\end{equation*}
$$

## B. Operation States II and IV

In both states II [t2 $\sim \mathrm{t} 3$ ] and IV [ $\mathrm{t} 4 \sim \mathrm{t} 5$ ] [refer to Figs. 4 and 3(b)], the switch $S_{2}$ conducts. The switch-on ratio is $D_{2}$. The current through inductance increases almost linearly and the total changes during states II and IV can be written as

$$
\begin{gather*}
I_{\max 2}-I_{\max 1}=\left(\frac{\frac{V_{i}}{2}-V_{c}}{L}\right) D_{2} T  \tag{2}\\
I_{\min 1}-I_{\min 2}=\left(\frac{\frac{V_{i}}{2}-V_{c}}{L}\right) D_{2} T \tag{3}
\end{gather*}
$$

## C. Operation State III

In state III, [t3 ~ t4] [refer to Figs. 4 and 3(c)], the switch $\mathrm{S}_{3}$ conducts. The voltage across the inductance is $V_{L}=-V_{c}$, so the current through inductance decreases almost linearly as given by

$$
\begin{equation*}
I_{\min 2}-I_{\max 2}=\left(\frac{-V_{c}}{L}\right)\left(1-D_{1}-2 D_{2}\right) T \tag{4}
\end{equation*}
$$

In the steady-state condition, the average inductor voltage over one switching period has to be zero, which lets calculate the converter gain. The result is given in the following, in which $D=D_{1}+D_{2}:$

$$
\begin{equation*}
V_{c}=D V_{i} \tag{5}
\end{equation*}
$$

Equation (5) is similar to the steady-state voltage gain of the conventional buck chopper, with the extra flexibility that the

(a)

(b)

(c)

Fig. 3. Operation states (a) II, (b) II and IV, and (c) III.
voltage gain can be adjusted with two parameters $D_{1}$ and $D_{2}$, provided that the inductor current is continuous.

## IV. Analysis of the Output Voltage Waveform

The input voltage is defined as an ideal sinusoid, presented in the following, where $\omega$ is the angular frequency and $V_{p-p}$ in the peak voltage:

$$
\begin{equation*}
V_{i}=V_{p-p} \sin (\omega t) \tag{6}
\end{equation*}
$$

The Fourier series of the three-level voltage of Fig. 4 with the assumption that $V_{i}=110$ is given by [11] (7), shown at the bottom of this page, where $D_{1}, D_{2}$, and $\omega_{s}$ are the duty ratios of switches 1 and 2 and the angular switching frequency, respectively. With a sinusoidal envelop as (6), the generated voltage by the converter yields (8), shown at the bottom of this page.

The THD is defined as

$$
\begin{equation*}
\mathrm{THD}_{v}=\frac{100}{V_{\mathrm{of}}} \sqrt{\sum_{k=1}^{\infty} V_{\mathrm{ok}}} \tag{9}
\end{equation*}
$$

where $V_{\text {ok }}$ and $V_{\text {of }}$ are the amplitudes of the harmonic and fundamental components of the output voltage, respectively.

Assuming an ideal smoothing filter and a resistive load at the output, the relation between the fundamental components of the
output and the converter voltages is

$$
\begin{equation*}
V_{\text {of }}=\left|\frac{-j X_{c} R}{\left(X_{L} X_{c}\right)+j R\left(X_{c}-X_{L}\right)}\right| V_{\mathrm{rf}} \tag{10}
\end{equation*}
$$

where

$$
\begin{align*}
X_{c} & \gg R \gg X_{L} \\
X_{c} & =\frac{1}{\omega C}  \tag{11}\\
X_{L} & =\omega L  \tag{12}\\
V_{\mathrm{rf}} & =\left(D_{1}+D_{2}\right) V_{p-p} \tag{13}
\end{align*}
$$

then

$$
\begin{equation*}
V_{\mathrm{of}}=\left(\frac{R X_{c}}{\sqrt{\left(X_{L} X_{c}\right)^{2}+\left(R X_{c}-R X_{L}\right)^{2}}}\right) V_{\mathrm{rf}} \approx V_{\mathrm{rf}} \tag{14}
\end{equation*}
$$

Also the similar approach can be followed for the harmonic components as

$$
\begin{equation*}
V_{\mathrm{ok}}=\left|\frac{-j R X_{\mathrm{cfs}}}{\left(X_{\mathrm{Lfs}} X_{\mathrm{cfs}}-j\left(X_{\mathrm{cfs}}-X_{\mathrm{Lfs}}\right) R\right)}\right| V_{\mathrm{rk}} \tag{15}
\end{equation*}
$$

$$
\begin{align*}
V_{3 \text { - level }}= & \left(D_{1}+D_{2}\right)+\sum_{n=1}^{\infty}\left(\left(\frac{\left[\sin \left(2 \pi n\left(D_{1}+D_{2}\right)\right)-\sin \left(2 \pi n D_{2}\right)+\sin \left(2 \pi n\left(D_{1}+2 D_{2}\right)\right)\right]^{2}}{2 \pi n}\right) \times \cos \left(n \omega_{s} t\right)\right. \\
& \left.+\left(\frac{\left[\cos \left(2 \pi n D_{2}\right)-\cos \left(2 \pi n\left(D_{1}+D_{2}\right)\right)-\cos \left(2 \pi n\left(D_{1}+2 D_{2}\right)\right)+1\right]^{2}}{2 \pi n}\right) \times \sin \left(n \omega_{s} t\right)\right) \\
V_{r}= & \left(D_{1}+D_{2}\right)\left(V_{p-p} \sin (\omega t)\right) \\
& +\sum_{n=1}^{\infty}\left(\left(\frac{\sin \left(2 \pi n\left(D_{1}+D_{2}\right)\right)-\sin \left(2 \pi n D_{2}\right)+\sin \left(2 \pi n\left(D_{1}+2 D_{2}\right)\right)}{4 n \pi}\right)\left(\left(\sin \left(n \omega_{s} \pm \omega\right) t\right)\left(V_{p-p}\right)\right)\right. \\
& \left.\left.+\left(\frac{\cos \left(2 \pi n D_{2}\right)-\cos \left(2 \pi n\left(D_{1}+D_{2}\right)\right)-\cos \left(2 \pi n\left(D_{1}+2 D_{2}\right)\right)+1}{4 n \pi}\right) \times\left(\cos \left(n \omega_{s} \pm \omega\right) t\right)\left(V_{p-p}\right)\right)\right) \tag{8}
\end{align*}
$$



Fig. 4. Inductor current, inductor voltage, and the output voltage waveforms during two consequent switching cycles of $\mathrm{S}_{2}$.
where

$$
\begin{align*}
& X_{\mathrm{cfs}}=\frac{1}{\left(k \omega_{s} \pm \omega\right) C}  \tag{16}\\
& X_{\mathrm{Lfs}}=\left(k \omega_{s} \pm \omega\right) L \tag{17}
\end{align*}
$$



Fig. 5. THD variations as a function of duty ratios.

$$
\begin{align*}
V_{r k}= & \frac{V_{p-p}}{4 n \pi}\left(\left[\sin \left(2 \pi n\left(D_{1}+D_{2}\right)\right)-\sin \left(2 \pi n D_{2}\right)\right.\right. \\
& \left.+\sin \left(2 \pi n\left(D_{1}+2 D_{2}\right)\right)\right]^{2}+\left[\cos \left(2 \pi n D_{2}\right)\right. \\
& -\cos \left(2 \pi n\left(D_{1}+D_{2}\right)\right) \\
& \left.\left.-\cos \left(2 \pi n\left(D_{1}+2 D_{2}\right)\right)+1\right]^{2}\right)^{1 / 2} . \tag{18}
\end{align*}
$$

Since $\omega_{s} \gg \omega$, then, (16) and (17) are approximated as

$$
\begin{align*}
& X_{\mathrm{cfs}} \approx \frac{1}{k \omega_{s} C}  \tag{19}\\
& X_{\mathrm{Lfs}} \approx k \omega_{s} L \tag{20}
\end{align*}
$$

also

$$
X_{\mathrm{Lfs}} \gg R \gg X_{\mathrm{cfs}}
$$

then

$$
\begin{equation*}
I_{s}=\frac{V_{o} I_{o}}{V_{i} \eta} V_{\mathrm{ok}} \approx\left(\frac{X_{\mathrm{cfs}}}{X_{\mathrm{Lfs}}}\right) V_{\mathrm{rk}} \tag{21}
\end{equation*}
$$

and, finally, one has

$$
\begin{align*}
V_{\mathrm{ok}} \approx & \left(\frac{X_{\mathrm{cfs}} V_{p-p}}{X_{\mathrm{Lfs}} 4 n \pi}\right)\left(\left[\sin \left(2 \pi n\left(D_{1}+D_{2}\right)\right)-\sin \left(2 \pi n D_{2}\right)\right.\right. \\
& \left.+\sin \left(2 \pi n\left(D_{1}+2 D_{2}\right)\right)\right]^{2}+\left[\cos \left(2 \pi n D_{2}\right)\right. \\
& -\cos \left(2 \pi n\left(D_{1}+D_{2}\right)\right) \\
& \left.\left.-\cos \left(2 \pi n\left(D_{1}+2 D_{2}\right)\right)+1\right]^{2}\right)^{1 / 2} . \tag{22}
\end{align*}
$$

Now, it is possible to calculate the THD, which is reported in (23), shown at the bottom of this page.

According to (23), the THD of the output voltage is related to $D_{1}, D_{2}, L$, and $C$. The load does not appear in the THD equation. Fig. 5 shows the THD variations as a function of duty cycles of switches for specific values of filter parameters.

$$
\begin{align*}
\% \mathrm{THD}_{v}= & \left(\frac{100}{\left(D_{1}+D_{2}\right) 4 \pi}\right)\left(\sum_{n=1}^{\infty}\left(\frac{X_{\mathrm{cfs}}}{X_{\mathrm{Lfs}}}\right)^{2} \times\left(\frac{\left[\sin \left(2 \pi n\left(D_{1}+D_{2}\right)\right)-\sin \left(2 \pi n D_{2}\right)+\sin \left(2 \pi n\left(D_{1}+2 D_{2}\right)\right)\right]^{2}}{n^{2}}\right)\right. \\
& \left.+\left(\frac{\left[\cos \left(2 \pi n D_{2}\right)-\cos \left(2 \pi n\left(D_{1}+D_{2}\right)\right)-\cos \left(2 \pi n\left(D_{1}+2 D_{2}\right)\right)+1\right]^{2}}{n^{2}}\right)\right)^{1 / 2} \tag{23}
\end{align*}
$$

TABLE II
Possible Variation Ranges of Duty Ratios

| GAIN $<0.5$ | GAIN $>0.5$ |
| :--- | :---: |
| $0<D_{2}<0.5$ | $0<D_{2}<0.5$ |
|  | $D_{1 \text { min }}<D_{1}<D_{1 \max }$ |
| $0<D_{1}<0.5$ | $D_{1 \text { min }}=$ Gain $-D_{2 \max }$ |
| $D_{1 \text { max }}=$ Gain $-D_{2 \min }$ |  |

## V. Parameter Design

Design specifications of the three-level ac/ac converter are defined as following: the input voltage $V_{i}$ is 110 V , the power supply frequency is 60 Hz , the output voltage $V_{o}$ is 80 V , and the switching frequency is 10 kHz .

## A. Duty Cycles

The fundamental relations for the proposed converter are

$$
\begin{align*}
D_{1}+D_{2} & =\text { Gain }  \tag{24}\\
D_{1}+2 D_{2} & <1 \tag{25}
\end{align*}
$$

An exact evaluation of (24) and (25) reveals the possible variation ranges of duty ratios as summarized in Table II.

## B. AC-Link Voltage Dividing Capacitors and Input Inductive Filter

In this paper, the main goal is to optimize the output voltage quality by minimizing its THD. To achieve this aim, the capacitors in the ac link should be large enough to provide required energy during each state to let neglect the voltage variations during each switching period. This is a fundamental assumption in deriving the THD formulation, which is then used to obtain the optimized switch-on times (duty ratios). If the values of capacitors are selected small, then the result of optimization problem is not accurate and the THD of the output voltage increases. Therefore, with the comparatively large capacitors in the ac link, the power factor with a resistive load may be low leading. In our application, the value of input filter inductor is determined from the required switching noise attenuation. If a higher power factor is intended, one can increase the input filter inductance, at the price of increased volume and losses. However, if the load is highly inductive, such as an induction motor, then the power factor at the input side is much higher.

## C. Power Switch

Two important points to choose a power switch are the nominal current through the switch and the voltage across the switch when it is open. In this structure, the maximum voltage across each switch is equal to the input peak voltage. The switch current is given by the following equation:

$$
\begin{equation*}
I_{s}=\frac{V_{o} I_{o}}{V_{i} \eta} \tag{26}
\end{equation*}
$$



Fig. 6. Minimum required inductance as a function of duty ratios.

## D. Inductor L for Energy Storage

By solving (1)-(3), the inductor currents of Fig. 4 are calculated as

$$
\begin{equation*}
I_{\min 1}=V_{c}\left[\frac{1}{R T\left(D_{1}+D_{2}\right)\left(D_{1}+2 D_{2}\right)}+\frac{D_{1} T}{L}\right]-\frac{V_{i} D_{1} T}{L} \tag{27}
\end{equation*}
$$

$$
\begin{align*}
I_{\min 2}=V_{c} & {\left[\frac{1}{R T\left(D_{1}+D_{2}\right)\left(D_{1}+2 D_{2}\right)}+\frac{\left(D_{1}+2 D_{2}\right) T}{2 L}\right] } \\
& -\frac{V_{i}\left(D_{1}+D_{2}\right) T}{2 L} \tag{28}
\end{align*}
$$

$I_{\max 1}=V_{c}\left[\frac{1}{R T\left(D_{1}+D_{2}\right)\left(D_{1}+2 D_{2}\right)}-\frac{D_{1} T}{L}\right]+\frac{V_{i} D_{1} T}{L}$

$$
\begin{align*}
I_{\max 2}=V_{c} & {\left[\frac{1}{R T\left(D_{1}+D_{2}\right)\left(D_{1}+2 D_{2}\right)}-\frac{\left(D_{1}+2 D_{2}\right) T}{2 L}\right] }  \tag{29}\\
& +\frac{V_{i}\left(D_{1}+D_{2}\right) T}{2 L} \tag{30}
\end{align*}
$$

To ensure continuous-conduction mode (CCM) operation $I_{\min 1}>0$, which leads to a minimum inductance value as

$$
\begin{equation*}
L=\frac{R T^{2}}{2}\left[\left(1-D_{1}-2 D_{2}\right)\left(D_{1}+D_{2}\right)\left(D_{1}+2 D_{2}\right)\right] \tag{31}
\end{equation*}
$$

Fig. 6 shows the inductance variations as a function of duty ratios. Accordingly, $L$ is selected to be 1 mH . According to Section III, the proposed converter has four operation states that the inductance current variations during these states are shown in Fig. 4.

## D. Capacitor C for Output Filtering

According to Fig. 4, the capacitor current is the ac part of the inductor current where

$$
\left\{\begin{array}{l}
I_{x 1}=I_{L \max 1}-I_{\mathrm{load}}  \tag{32}\\
I_{x 2}=I_{L \max 2}-I_{\mathrm{load}} \\
I_{n 1}=I_{L \min 1}-I_{\mathrm{load}} \\
I_{n 2}=I_{L \min 2}-I_{\mathrm{load}}
\end{array}\right.
$$

Table III
Comparison Among Three-Level AC/AC Converters

| Description | Proposed converter | Cell-based three level converter [23] | Cascaded multilevel converter [30] | Multilevel direct converter [31] |
| :---: | :---: | :---: | :---: | :---: |
| Number of switches | 3 | 4 | 6 | 4 |
| Number of diodes | 0 | 0 | 12 | 0 |
| Number of inductors (excluding the filters) | 1 | 1 | 6 | 1 |
| Number of capacitors (excluding the filters) | $2(100 \mu \mathrm{~F})$ | $1(4.7 \mu \mathrm{~F})$ | $6(2.2 \mu \mathrm{~F})$ | $1(260 \mu \mathrm{~F})$ |
| RC snubber | required | required | - | required |
| Voltage gain | $D_{1}+D_{2}$ | D | $3 D$ | D |
| Number of semiconductors conducting simultaneously | 1 | 2 | 2 | 2 |
| Isolation transformer | - | - | required | - |
| Extendibility to any $n$-levels | easy | impossible | hard | easy |
| Total blocking voltage | $5 V_{i} / 2$ | $7 V_{i} / 2$ | $6 V_{i}$ | $4 V_{i}$ |
| Total energy of capacitors ( $C V^{2}$ ) | 50V ${ }_{i}^{2}$ | 4.7 $\mathrm{V}_{i}^{2}$ | $\stackrel{3.3 V_{i}^{2}}{ }$ | ${ }_{260} \mathrm{~V}_{i}^{2}$ |
| Applications | Regulated sinusoidal power supply, induction motor drive, dynamic voltage restorer | ```Regulated sinusoidal power supply, electronic transformer``` | Line conditioner reactive power compensator | STATCOM |

and the capacitor voltage ripple depends on the area under the capacitor current waveform, which is defined as $\Delta Q$ and calculated as

$$
\begin{align*}
\Delta Q= & \left(\frac{T}{2}\right)\left(I_{L \max 1}\left(\frac{D_{1}}{2}+D_{2}\right)\right. \\
& \left.+I_{L \max 2}\left(\frac{1-D_{1}}{2}\right)-I_{\text {Load }}\left(\frac{1+D_{2}}{2}\right)\right) . \tag{33}
\end{align*}
$$

Consequently, the output voltage ripple can be concluded as follows, which lets decide the required capacitor to ensure the ripple is less than the desired value:

$$
\begin{equation*}
\Delta V=\frac{\Delta Q}{C} \tag{34}
\end{equation*}
$$

## VI. Comparative Analysis of the Proposed Converter

Table III compares the proposed three-level converter with already available competitors from different aspects. According to Table III, the number of bidirectional switches is minimum for the proposed converter and no extra diode is also required that means the lowest total number of semiconductors compared to other topologies, which reduces the losses. The conduction loss of the proposed converter is lower because the number of semiconductors in each current path is only one device. The number of reactive elements is also less than two other converters and only the converter of [31] needs one less capacitor. The gain equation of the proposed converter has two degrees of freedom, in other words by proper determination of $D_{1}$ and $D_{2}$ not only the desired voltage gain is attained, but also some kind of optimization can be achieved. In this paper, the output voltage THD is minimized. Another considerable advantage of the proposed converter in comparison with other three-level ac choppers is the lower total blocking voltage. Finally, the proposed topology can be readily extended to any desired levels by readily adding one switch and one capacitor for each extra output voltage level.

One of the most important features for any topology is a reliable operation. The proposed converter has the minimum number of semiconductors to produce the same levels compared to other available topologies, which translates to lower total semiconductor failures. On the other hand, with the lowest number of semiconductors, what will happen if any semiconductor fails? If $S_{1}$ or $S_{2}$ fails, then the converter can still operate but the number of levels in the output voltage decreases from three to two. If $S_{3}$ fails then the worst possible case happens because if $S_{1}$ or $S_{2}$ are turned ON, then the input source will become short circuit. Compared to modular topologies, the proposed converter does not have the capability of fault-tolerant operation.

## VII. Optimization

In this paper, and to find the best values for the duty ratios in order to minimize the THD value of the output voltage, a genetics algorithms optimization is employed, where the THD equation of (23) is chosen as the fitness function, which is minimized subject to the following constraints:

$$
\begin{align*}
& \left\{\begin{array}{c}
0<D_{1}<1 \\
0<D_{2}<0.5 \\
D_{1}+2 D_{2}<1
\end{array}\right.  \tag{35}\\
& D_{1}+D_{2}=\text { Gain. } \tag{36}
\end{align*}
$$

The gain in (36) is defined as the output to the input voltage ratio. Fig. 7 shows that the proper selection of the duty ratios leads to a very small THD.

## VIII. Performance Evaluation

The simulations are done in MATLAB/Simulink. The converter parameters are listed in Table IV. The THD values analytically derived from (23) are compared with the simulation results in Fig. 8, which are in good agreement.

To confirm the analytical and simulated achievements, experimental tests on a three-level ac/ac converter are also reported. Fig. 9 shows the prototype, which has the same parameters as


Fig. 7. Total harmonics distortion as a function of duty ratios.
Table IV
System Parameters

| Parameter | Value |
| :--- | :---: |
| Input voltage $\left(V_{i}\right)$ | 110 V |
| Output voltage $\left(V_{o}\right)$ | 80 V |
| Supply frequency $(f)$ | 60 Hz |
| Switching frequency $\left(f_{s}\right)$ | 10 kHz |
| Converter inductance $(L)$ | 1 mH |
| Input filter inductance $\left(L_{f}\right)$ | 1.2 mH |
| Output capacitance filter $(C)$ | $5 \mu \mathrm{~F}$ |



Fig. 8. Simulation and analytical results of THD.


Fig. 9. Prototype picture.


Fig. 10. Experimental results under resistive load (10 $\Omega$ ): (a) input and output waveforms, (b) inductor waveforms and three-level voltage, (c) blocked voltages by $\mathrm{S}_{1 a}, \mathrm{~S}_{2 a}$, and $\mathrm{S}_{3 a}$, and (d) voltages and currents of ac-link capacitors.
the simulations. The experimental waveforms under the same test conditions as simulations are reported in Fig. 10. The simulated waveforms are summarized in Fig. 11. The output voltage waveform is highly sinusoidal, with THD $=1.45 \%$. In this test, $D_{1}=0.6$ and $D_{2}=0.2$.


Fig. 11. Simulation results under resistive load (10 $\Omega$ ): (a) input and output waveforms, (b) inductor waveforms and three-level voltage, (c) blocked voltages by $\mathrm{S}_{1 a}, \mathrm{~S}_{2 a}$, and $\mathrm{S}_{3 a}$, and (d) voltages and currents of ac-link capacitors.

Figs. 10 and 11 show the good operation of the converter in the steady state and also indicate the agreement between simulation and experimental results. Figs. 10(a) and 11(a) show the input voltage $\left(V_{i}\right)$ with $60-\mathrm{Hz}$ frequency, which is fed to the ac/ac converter. Clearly, the output voltage $\left(V_{o}\right)$, the input


Fig. 12. Experimental output waveforms under (a) capacitive load ( $R=20 \Omega$ and $C=50 \mu \mathrm{~F}$ ) and (b) inductive load ( $R=6.5 \Omega$ and $L=20 \mathrm{mH}$ ).
current $\left(I_{i}\right)$, and the output current $\left(I_{o}\right)$, are all highly sinusoidal waveforms, as the THD of the input and the output currents are $4.5 \%$ and $1.7 \%$, respectively, in the experiments.

Figs. 10(b) and 11(b) show the current and voltage waveforms of the inductor and the three-level output voltage of the converter, with a zoomed view at the peak of sinusoid. Accordingly, the minimum inductor current is higher than zero, which means that the CCM operation is achieved $\left(I_{\min 2}>0\right)$. Also, the three-level voltage waveforms at the output of the converter and across the filter inductor are in accordance to the expected waveforms, already defined in Fig. 4. The output voltage waveform has three levels as $V_{i}, V_{i} / 2$, and 0 .

The blocked voltages by the switches $\mathrm{S}_{1 a}, \mathrm{~S}_{2 a}$, and $\mathrm{S}_{3 a}$ (see Fig. 2) are plotted in Figs. 10(c) and 11(c). It can be seen that the peak reverse voltages on $\mathrm{S}_{1 a}$ and $\mathrm{S}_{3 a}$ are equal to the source peak voltage, while $S_{2 a}$ just blocks half of the source peak voltage. Fig. 12 shows the waveforms of the output voltage and current under capacitive ( $R=20 \Omega, C=50 \mu \mathrm{~F}$ ) and inductive ( $R=6.5 \Omega, L=20 \mathrm{mH}$ ) loading conditions, respectively.

The output power factor for the capacitive and inductive loads are $\mathrm{PF}=0.35$ (lead) and $\mathrm{PF}=0.46$ (lag), respectively. The THD values of the output voltage and current are $\mathrm{THD}_{I \mathrm{o}}=$ $4.25 \%, \mathrm{THD}_{V \mathrm{o}}=2.97 \%$ and $\mathrm{THD}_{I \mathrm{o}}=4.48 \%, \mathrm{THD}_{V \mathrm{o}}=$ $2.36 \%$, respectively.

As already mentioned and is clear in Fig. 12, with a highly inductive load, the input power factor is close to unity.

The transient performance of the converter in response to step changes of input voltage, reference voltage, and load is examined and the experimental results are shown in Fig. 13. The proposed converter system presents a smooth and fast response in all cases, as the transients diminish in less than a quarter of cycle without experiencing considerable over or undershoots.

Finally, the conversion efficiency versus the output load has been shown in Fig. 14 for the fixed output voltage of 80 V and the input voltages equal to its nominal as well as 0.9 and 1.1 of the nominal. Clearly, the efficiency in a wide range of output powers is more than $91 \%$, which is a result of low conduction losses, because in each state only one switch conducts.


Fig. 13. Experimental transient waveforms in response to step-up and -down of (a), (b) input voltage amplitude, (c), (d) reference voltage amplitude, and (e), (f) load.


Fig. 14. Efficiency versus the resistive load power at three different input voltages and a fixed output voltage.

## IX. Conclusion

A novel single-phase PWM controlled ac to ac converter is proposed in this paper that takes benefit of a reduced number
of switches compared to other competitors. The output voltage equation is derived and is used to optimize the output voltage THD by proper selection of duty ratios. Briefly, the proposed converter along with the proposed control scheme offers the following advantages:

1) the ability to be readily extended to any desired level by just adding a capacitor and a switch for one-step level increase;
2) simple topology and control algorithm;
3) minimum conduction losses, because in each state only one semiconductor conducts;
4) low-voltage stress on the middle switches.

This paper also describes the converter design and the controller tuning of a prototype of $460 \mathrm{~W}, 110 \mathrm{~V}, 60 \mathrm{~Hz}$ to 80 V . Experimental results provided confirm the proper operation of the multilevel ac/ac converter under different loading conditions.

## References

[1] J. C. Rosas-Caro et al., "A review of AC choppers," in Proc. 20th Int. Conf. Electron. Commun. Comput., 2010, pp. 252-259.
[2] A. A. Khan, H. Cha, and H. F. Ahmed, "High efficiency single-phase AC-AC converters without commutation problem," IEEE Trans. Power Electron., vol. 31, no. 8, pp. 5655-5665, Aug. 2016.
[3] S. Bhowmik and R. Spee, "A guide to the application-oriented selection of AC/AC converter topologies," IEEE Trans. Power Electron., vol. 8, no. 2, pp. 156-163, Apr. 1993.
[4] H. Shin, H. Cha, H. Kim, and D. Yoo, "Novel single-phase PWM ACAC converters solving commutation problem using switching cell structure and coupled inductor," IEEE Trans. Power Electron., vol. 30, no. 4, pp. 2137-2147, Apr. 2015.
[5] A. A. Khan, H. Cha, and H.-G. Kim, "Three-phase three-limb coupled inductor for three-phase direct PWM AC-AC converters solving commutation problem," IEEE Trans. Ind. Electron., vol. 63, no. 1, pp. 189-201, Jan. 2016.
[6] R. L. Andersen, T. B. Lazzarin, and I. Barbi, "A 1-kW step-up/ stepdown switched-capacitor AC-AC converter," IEEE Trans. Power Electron., vol. 28, no. 7, pp. 3329-3340, Jul. 2013.
[7] N. A. Ahmed, K. Amei, and M. Sakui, "A new configuration of single phase symmetrical PWM ac chopper voltage controller," IEEE Trans. Ind. Electron., vol. 46, no. 5, pp. 942-952, Oct. 1999.
[8] F. L. Luo and H. Ye, "Research on dc-modulated power factor correction ac/ac converters," in Proc. IEEE Ind. Electron. Conf., 2007, pp. 1478-1483.
[9] F. Z. Peng, L. Chen, and F. Zhang, "Simple topologies of PWM ac-ac converters," IEEE Power Electron. Lett., vol. 1, no. 1, pp. 10-13, Mar. 2003.
[10] T. A. Lipo, "Recent progress in the development of solid-state AC motor drives," IEEE Trans. Power Electron., vol. 3, no. 2, pp. 105-117, Apr. 1988.
[11] B.-H. Kwon, B.-D. Min, and J.-H. Kim, "Novel topologies of AC choppers," Proc. Inst. Elect. Eng.-Elect. Power Appl., vol. 143, no. 4, pp. 323-330, Jul. 1996.
[12] Z. Fedyczak, L. Frackowiak, M. Jankowski, and A. Kempski, "Singlephase serial AC voltage controller based on bipolar PWM AC matrixreactance chopper," in Proc. Eur. Conf. Power Electron. Appl., vol. 2005, 2005, pp. 252-259.
[13] R. Teichmann and S. Bernet, "A comparison of three-level converters versus two-level converters for low-voltage drives, traction, and utility applications," IEEE Trans. Ind. Appl., vol. 41, no. 3, pp. 855-865, May/Jun. 2005.
[14] J.-S. Lai and F. Z. Peng, "Multilevel converters-a new breed of power converters," IEEE Trans. Ind. Appl., vol. 32, no. 3, pp. 509-517, May/Jun. 1996.
[15] L. G. Franquelo, J. Rodriguez, J. I. Leon, S. Kouro, R. Portillo, and M. A. M. Prats, "The age of multilevel converters arrives," IEEE Ind. Electron. Mag., vol. 2, no. 2, pp. 28-39, Jun. 2008.
[16] N. Mukherjee and D. Strickland, "Control of second-life hybrid battery energy storage system based on modular boost-multilevel buck converter," IEEE Trans. Ind. Electron., vol. 62, no. 2, pp. 1034-1046, Feb. 2015.
[17] M. Fu, C. Ma, and X. Zhu, "A cascaded boost-buck converter for highefficiency wireless power transfer systems," IEEE Trans. Ind. Informat., vol. 10, no. 3, pp. 1972-1980, Aug. 2014.
[18] S. Kouro et al., "Recent advances and industrial applications of multilevel converters," IEEE Trans. Ind. Electron., vol. 57, no. 8, pp. 2553-2580, Aug. 2010.
[19] J. Rodriguez, S. Bernet, B. Wu, J. O. Pontt, and S. Kouro, "Multilevel voltage-source-converter topologies for industrial medium-voltage drives," IEEE Trans. Ind. Electron., vol. 54, no. 6, pp. 2930-2945, Dec. 2007.
[20] R. Stala et al., "Results of investigation of multicell converters with balancing circuit. Part II," IEEE Trans. Ind. Electron., vol. 56, no. 7, pp. 2620-2628, Jul. 2009.
[21] F. Liu, J. Yan, and X. Ruan, "Zero-voltage and zero-current-switching PWM combined three-level dc/dc converter," IEEE Trans. Ind. Electron., vol. 57, no. 5, pp. 1644-1654, May 2010.
[22] P. J. Grbovic, P. Delarue, P. Le Moigne, and P. Bartholomeus, "A bidirectional three-level dc-dc converter for the ultracapacitor applications," IEEE Trans. Ind. Electron., vol. 57, no. 10, pp. 3415-3430, Oct. 2010.
[23] L. Li, J. Yang, and Q. Zhong, "Novel family of single-stage three-level AC choppers," IEEE Trans. Power Electron., vol. 26, no. 2, pp. 504-511, Feb. 2011.
[24] J. Yang, L. Li, and K. Yang, "Buck-boost single-stage three-level AC / AC converter," in Proc. 34th Annu. Conf. IEEE Ind. Electron., Nov. 10-13, 2008, pp. 596-600.
[25] L. Li and D. Tang, "Cascade three-level AC / AC direct converter," IEEE Trans. Ind. Electron., vol. 59, no. 1, pp. 27-34, Jan. 2012.
[26] L. Li, "The output spectrum of zeta mode three-level AC / AC converter," in Proc. 7th IEEE Conf. Ind. Electron. Appl., 2011, pp. 628-631.
[27] J. Zhu, "Analysis and control of isolated three-level AC-AC converter," in Proc. 7th IEEE Conf. Ind. Electron. Appl., 2011, pp. 220-224.
[28] W. Liqiao and L. Qing, "A three-level AC chopper with clock-interleaved constant frequency integration control," in Proc. IEEE 6th Int. Power Electron. Motion Control Conf., vol. 3, 2009, pp. 1757-1761.
[29] J. Liu, "Four level AC converter and application," in Proc. 7th IEEE Conf. Ind. Electron. Appl., 2011, pp. 1059-1063.
[30] S. Kim, H.-G. Kim, and H. Cha, "A novel single phase cascaded multilevel AC-AC converter without commutation problem," in Proc. IEEE Energy Convers. Congr. Expo., 2014, pp. 556-562
[31] D. Divan and J. Sastry, "Control of multilevel direct ac converters," in Proc. IEEE Energy Convers. Congr. Expo., Sep. 2009, pp. 3077-3084.


Faramarz Jahani was born in 1990. He received the B.Sc. degree in electrical engineering from Montazeri Technical College, Mashhad, Iran, in 2013. He is currently working toward the M.Sc. degree in power electronics at Ferdowsi University of Mashhad, Mashhad, Iran.

His research interests include power electronics, especially multilevel converters, and impedance networks.


Mohammad Monfared (S'07-M'10-SM'15) received the B.Sc. degree in electrical engineering from Ferdowsi University of Mashhad, Mashhad, Iran, in 2004, and the M.Sc. and Ph.D. degrees (both with honors) in electrical engineering from Amirkabir University of Technology, Tehran, Iran, in 2006 and 2010, respectively.

He is currently an Associate Professor with Ferdowsi University of Mashhad. His research interests include power electronics, renewable energy systems, and power quality.
Dr. Monfared was the recipient of the Best Researcher Award in 2015 at Ferdowsi University of Mashhad.


[^0]:    Manuscript received January 9, 2017; revised March 31, 2017 and June 2, 2017; accepted June 28, 2017. Date of publication July 28, 2017; date of current version December 8, 2017. (Corresponding author: Mohammad Monfared.)

    The authors are with the Department of Electrical Engineering, Faculty of Engineering, Ferdowsi University of Mashhad, Mashhad 9177948974, Iran (e-mail: F.jahani@stu.um.ac.ir; m.monfared@um.ac.ir).

    Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.
    Digital Object Identifier 10.1109/TIE.2017.2733495

