Analysis, Design, and Experimental Verification of a Synchronous Reference Frame Voltage Control for Single-Phase Inverters

Mohammad Monfared, Member, IEEE, Saeed Golestan, Member, IEEE, and Josep M. Guerrero, Senior Member, IEEE

Abstract—Control of three-phase power converters in the synchronous reference frame (SRF) is now a mature and well-developed research topic. However, for single-phase converters, it is not as well established as three-phase applications. This paper deals with the design of an SRF multiloop control strategy for single-phase inverter-based islanded distributed generation systems. The proposed controller uses an SRF proportional–integral controller to regulate the instantaneous output voltage, a capacitor current shaping loop in the stationary reference frame to provide active damping and improve both transient and steady-state performances, a voltage decoupling feedforward to improve the system robustness, and a multiresonant harmonic compensator to perform low-order load current harmonics to distort the inverter output voltage. Since the voltage loop works in the SRF, it is not straightforward to fine tune the control parameters and evaluate the stability of the whole closed-loop system. To overcome this problem, the stationary reference frame equivalent of the voltage loop is derived. Then, a step-by-step systematic design procedure based on a frequency response approach is presented. Finally, the theoretical achievements are supported by experimental results.

Index Terms—Multiloop, single-phase inverter, stand-alone mode, synchronous reference frame (SRF).

I. INTRODUCTION

DISTRIBUTED generation (DG), mainly from renewable energy sources, has increased during recent years [1]–[4]. Small-scale electricity generation units, such as microturbines, roof-mounted photovoltaic and wind generation systems, and commercially available fuel cells, are being widely utilized at the distribution level. Almost all these systems utilize some kind of power electronic converters to provide a controlled and high-quality power exchange with the single-phase grid or local loads. A voltage source inverter (VSI) is the most common topology which can operate either in grid-connected or stand-alone mode. In stand-alone or island operation mode, i.e., when the grid is not present, the local loads should be supplied by the DG system, which now acts as a controlled voltage source. Thus, the essential requirement is to control the system voltage parameters such as amplitude and frequency with fast dynamic response and zero steady-state error.

Various control techniques for single-phase VSIs in stand-alone mode have been presented in the literature. Owing to availability and low cost of advanced digital signal processors, digital control strategies based on repetitive control [5]–[8], dead-beat control [9]–[11], and discrete-time sliding-mode control [12]–[15] have been proposed recently. Digital repetitive control is proposed to reduce harmonic distortions of the output voltage produced by nonlinear loads, with its excellent ability in eliminating periodic disturbances. However, in practical applications, slow dynamics, poor tracking accuracy, a large memory requirement, and poor performance to nonperiodic disturbances are the main limitations of this technique. Deadbeat and sliding-mode controllers exhibit excellent dynamic performance in direct control of the instantaneous inverter output voltage. A unique feature is that, even with their fast response, if wisely designed, they prevent overshoot and ringing.

Despite the advantages they offer, these techniques suffer from some drawbacks, such as complexity, sensitivity to parameter variations and loading conditions, and steady-state errors. The proportional–resonant (PR) control has shown superiority in eliminating the steady-state error associated to the tracking problem of ac signals. This technique has also attracted increasing interests in instantaneous voltage control of single-phase VSIs [16]–[18]. Although simple to implement, PR control has certain disadvantages, the mains being exponentially decaying response to step changes, and great sensitivity and possibility of instability to the phase shift of sensed signals [19]. The synchronous reference frame (SRF) proportional–integral (SRFPI) controller is widely used for three-phase converter systems to obtain a zero steady-state error. The adoption of this technique to single-phase applications is also proposed in [20]–[22]. In the SRFPI control, electrical signals are all transformed to the synchronous reference frame, where quantities are dc, and as a consequence, the zero steady-state error is ensured by using a conventional PI regulator. This transformation requires at least two orthogonal signals; thus, a fictitious second phase must be generated to allow emulation of a two-phase system.
In industrial applications, usually, LC smoothing filters are used to effectively mitigate the harmonic contents of the inverter output waveforms. However, an ideally lossless LC circuit is highly susceptible to resonances with harmonic components generated by the inverter. Although it is possible to employ a single-loop instantaneous voltage regulator along with a damping resistor in the filter circuit, it is more advantageous to use a multiloop control to improve the system stability and dynamic performance and, at the same time, actively damp the resonance oscillations. Depending on the inner loop feedback variable and the type of controllers, several multiloop control schemes have been proposed [8], [12], [23]–[28], which all are implemented in the stationary reference frame and suffer from limited gain of PI regulators at the fundamental frequency resulting in steady-state error and poor disturbance rejection capability. Multiloop structure with SRFPI controllers for single-phase islanded inverters is proposed in [20]. This method uses the current of the filter inductor as the feedback signal to compensate the load disturbances and actively damp the resonances, while an outer voltage loop regulates the output voltage and ensures zero steady-state error and stability over a wide range of operating conditions. Ryan et al. [23] and, recently, Dong et al. [22] have shown that, regardless of the controller type, in multiloop techniques, the capacitor current feedback brings better disturbance rejection capability than the inductor current feedback. On the other hand, it is simpler and definitely more cost effective to sense the capacitor current instead of the higher ampere inductor current.

In this paper, an SRFPI controller is proposed to regulate the instantaneous output voltage. While the use of SRFPI controller in three-phase systems is a mature topic, in single-phase systems, it has not been yet properly investigated. The proposed multiloop structure employs a simple inner capacitor current shaping loop to provide active damping and improve both transient and steady-state performances. Also, a voltage decoupling feedforward is utilized to improve the system robustness and, at the same time, simplify the system modeling and controller design. Finally, a multiresonant harmonic compensator (HC) is added to the suggested scheme which prevents low-order load current harmonics to distort the inverter output voltage, particularly under distorted and nonlinear loads. Combining the multiloop control, the harmonic resonators, and the voltage feedforward with the SRFPI in single-phase systems has not been yet explored. The SRFPI control algorithm involves several reference frame transformations; therefore, the classical control techniques cannot be simply applied to evaluate the performance of the closed-loop system. Thus, the single-phase equivalent of the SRFPI regulator is obtained, which significantly simplifies the controller design and stability analysis. A detailed design procedure with consideration of the practical implementation issues, such as the effect of loading conditions and the control delay, is then proposed. Detailed design criteria, derived from a frequency response approach and based on the desired bandwidth of inner and outer control loops, are presented. Experimental results are reported, which confirm the satisfactory steady-state and transient performances, particularly under highly distorting loads.

### Table I: System Parameters

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Switching frequency, $f_s$</td>
<td>20 kHz</td>
</tr>
<tr>
<td>Fundamental frequency, $\omega_f$</td>
<td>$2\pi \times 60$ rad/s</td>
</tr>
<tr>
<td>Filter inductance, $L$</td>
<td>500 $\mu$H</td>
</tr>
<tr>
<td>Filter capacitance, $C$</td>
<td>22 $\mu$F</td>
</tr>
<tr>
<td>ESR of the inductance, $r$</td>
<td>0.2 $\Omega$</td>
</tr>
<tr>
<td>DC-link voltage, $V_{dc}$</td>
<td>300 V</td>
</tr>
</tbody>
</table>

### Fig. 1. Power stage of a single-phase VSI.

### Fig. 2. ASM model of VSI.

### Fig. 3. Structure of a first-order APF.

## II. System Modeling

The power stage of a single-phase VSI, consisting of an insulated-gate bipolar transistor (IGBT) full-bridge configuration followed by an LC filter, is illustrated in Fig. 1. Throughout this paper, the dc-link voltage is assumed to be constant. This assumption can be simply realized by using a sufficiently large capacitance at the dc link. The system parameters are listed in Table I.

From Fig. 1, the differential equations describing the dynamics of the VSI can be obtained as

\[
L \frac{di_L}{dt} = u V_{dc} - v - r i_L \quad (1a)
\]

\[
C \frac{dv}{dt} = i_C = i_L - i_o \quad (1b)
\]

where $u$ is the control variable.

Based on (1) and considering that the switching frequency is much higher than the fundamental frequency, the average switching model (ASM) of the VSI can be obtained as shown in Fig. 2. Notice that, in the ASM model, the control input $u$ is replaced by a function (referred to as the modulating signal, $\tilde{m}$) representing its average value over one cycle of the switching frequency.
III. CONTROL OF SINGLE-PHASE CONVERTERS IN DQ REFERENCE FRAME

Control of three-phase power converters in the DQ rotating reference frame is now a mature and well-developed research topic. However, for single-phase converters, it is not as well established as three-phase applications. The main reason behind this lies partly in its more complex structure than the conventional stationary reference frame controller and also a secondary orthogonal signal that is needed to implement a single-phase controller in the DQ reference frame.

In this section, the different orthogonal signal generation (OSG) techniques are reviewed first, and their advantages and limitations are examined. Then, the most suitable OSG technique for this study is selected. The structure of the suggested DQ reference frame control is introduced afterward. Finally, based on a mathematical analysis, the stationary reference frame equivalent of the suggested control system is derived, which significantly simplifies the stability analysis and the controller parameter design.

A. Different OSG Techniques

To create an orthogonal signal from an original single-phase signal, different OSG techniques have been proposed in the literature. The earliest OSG technique is a transfer delay block [29]. This technique is simple to implement but degrades the dynamic performance of the system. The reason is that, due to a quarter of cycle delay in the second phase, the controller cannot respond to any changes in the system immediately. In [21], the orthogonal signal is generated by differentiating the original signal. The noise amplification caused by derivative function is the main drawback of this approach. A Hilbert-transform-based OSG is presented in [30]. The high complexity and computational burden are the main drawbacks of this approach. Ciobotaru et al. [31] suggest a second-order generalized integrator (SOGI)-based OSG. This approach prevents harmonics/noises from reaching the controller and therefore is not suitable for this study. Brabandere et al. [32] propose a Kalman filter method. Similar to Hilbert transform method, this approach suffers from high complexity and computational burden. An all-pass filter (APF)-based OSG is suggested by Kim et al. [33]. This technique is easy to achieve and does not attenuate the higher order components. Therefore, in this study, the APF method is selected. Fig. 3 illustrates the structure of a first-order APF. The input-to-output transfer function describing the dynamics of APF is shown in (2), where \( \omega_f \) is the fundamental angular frequency

\[
\frac{v_\beta(s)}{v_\alpha(s)} = \frac{\omega_f - s}{\omega_f + s}. \tag{2}
\]

B. Suggested Control Structure

Fig. 4 illustrates the suggested control scheme, which includes an SRFPI controller to regulate the instantaneous output voltage, an inner current shaping loop to provide active damping and improve both transient and steady-state performances, and a voltage-feedforward path to improve the system robustness. The capacitor current is selected as the feedback signal in the inner current loop, since it brings better disturbance rejection capability than the inductor current feedback. Indeed, because the capacitor current is directly proportional to the time rate of change of output voltage, it gives some kind of prediction about output voltage distortions caused by nonlinear load currents and allows the inner control loop to compensate in advance. On the other hand, it is simpler and definitely more cost effective to sense the capacitor current instead of the higher ampere inductor current. It should be noted here that a practical difficulty in accurately measuring the filter capacitor current, particularly for high capacitances, is that the low-frequency current information is immersed by switching frequency currents. Thus, a low-pass filter in the current feedback loop may be required. In practice and to reduce the filtering requirements and the resultant phase delays, the \( LC \) filter capacitor should be chosen as small as possible. It is also noteworthy that the current ripple highly depends on the capacitor equivalent series resistance (ESR). In practice, to reduce the ESR effect, several low ESR capacitors are connected in parallel for the \( LC \) filter. The reference current for the inner current loop is generated by applying the inverse Park transformation to the output signals of the voltage loop, i.e., \( i_{C,dq}^* \). Since, in a pseudo-two-phase system, only \( \alpha \)-axis quantities belong to the real system, just the real reference \( i_{C,\alpha}^* \) is fed to the inner loop.
Fig. 5. Stationary \((\alpha/\beta)\) reference frame representation of the SRFPI controller.

C. Stationary Reference Frame Equivalent of SRFPI

Because the voltage loop works in the synchronous reference frame, it is not straightforward to fine tune the control parameters and evaluate the stability of the whole closed-loop system. To overcome this problem, using the technique suggested in [34], the stationary reference frame equivalent of the voltage loop is derived in the sequel, which significantly simplifies the stability analysis and control parameter design.

Fig. 5 illustrates the stationary \((\alpha/\beta)\) reference frame representation of the SRFPI controller, where \(G_{P1}(s) = K_p + K_i/s\).

In control system terms, the structure shown in Fig. 5 is a two-input–two-output system, which can be described in the time domain as expressed in

\[
\begin{bmatrix}
i_{C,\alpha}(t)
\end{bmatrix} = \begin{bmatrix}
\cos(\omega_f t) & -\sin(\omega_f t)
\sin(\omega_f t) & \cos(\omega_f t)
\end{bmatrix}
\begin{bmatrix}
G_{P1}(t) & 0
0 & G_{P1}(t)
\end{bmatrix}
\begin{bmatrix}
i_{C,\beta}(t)
\end{bmatrix}
\]

where *

Taking the Laplace transform from both sides of (3) and performing some mathematical simplifications give

\[
\begin{align*}
i_{C,\alpha}(s) & = \frac{1}{2} \left[ G_{P1}(s+j\omega_f) + jG_{P1}(s-j\omega_f) \right] E_\omega(s) + \frac{G_{P1}(s+j\omega_f)}{s\omega_f^2 + s\omega_f^2 + \omega_f^2} E_\beta(s) \\
i_{C,\beta}(s) & = \frac{1}{2} \left[ jG_{P1}(s+j\omega_f) - jG_{P1}(s-j\omega_f) \right] E_\omega(s) - \frac{G_{P1}(s+j\omega_f)}{s\omega_f^2 + s\omega_f^2 + \omega_f^2} E_\beta(s)
\end{align*}

(4)

Substituting \(G_{P1}(s) = K_p + K_i/s\) into (4) and performing some mathematical simplifications give

\[
\begin{align*}
i_{C,\alpha}(s) & = \left[ K_p + \frac{K_i}{s^2} \right] E_\omega(s) - \frac{K_p \omega_f}{s^2} E_\beta(s) \\
i_{C,\beta}(s) & = \left[ K_p + \frac{K_i}{s^2} \right] E_\omega(s) - \frac{K_p \omega_f}{s^2} E_\beta(s)
\end{align*}

(5)

Finally, by substituting \(E_\beta(s) = ((\omega_f - s)/(\omega_f + s))E_\alpha(s)\) into (5), the transfer function relating the real reference current \(i_{C,\alpha}\) to the real voltage error \(E_\alpha\) can be obtained as

\[
i_{C,\alpha}(s) = \frac{a_3 s^3 + a_2 s^2 + a_1 s + a_0}{s^2 + s \omega_f \omega_i + \omega_f^2} E_\alpha(s) = H(s) E_\alpha(s)
\]

where

\[
a_3 = K_p, \quad a_2 = K_p \omega_f + K_i, \quad a_1 = K_p \omega_f^2 + 2s \omega_f K_i, \quad \text{and} \quad a_0 = K_p \omega_f^3 - K_i \omega_f^2.
\]

From the control point of view, \(H(s)\) is the stationary reference frame equivalent of the SRFPI. Fig. 6 illustrates the Bode plot of transfer function \(H(s)\) for \(K_p = 0.1, K_i = 10, \text{and} \omega_f = 2\pi 60 \text{rad/s}\). As expected, the transfer function \(H(s)\) provides a very high gain at the fundamental frequency, which ensures a zero steady-state error at this frequency.

IV. Controller Parameter Design

A. Inner Current Control Loop

The simplified model of the inverter with the added inner capacitor current control loop is shown in Fig. 7. Although it is possible to use a PI controller in the inner loop, it introduces undesirable phase delay to the sinusoidal reference and also complicates the controller design. By using a simple proportional controller, the phase delay problem is prevented, and the system analysis and controller design are significantly simplified. Although this needs a high proportional gain to reduce the steady-state error, the voltage-feedforward path in the proposed control scheme solves this problem and reduces the required control effort.

Assuming that the load impedance is \(Z\), then, in the block diagram of Fig. 7, we can replace \(i_v = v/Z\) and, consequently, obtain the following closed-loop transfer function:

\[
G(s) = \frac{i_C}{i_C} = \frac{CZK s}{LCZ \omega^2 + (CZ (r + K) + L) s + r}.
\]

(7)

This clearly shows how the performance of the inner current control loop may be dependent on the load impedance. This effect can be different depending on the converter and controller parameters (values of \(C, r, L, \text{and} K\)). The corresponding Bode diagrams for the simple case of \(K = 10\) and under different loading conditions are shown in Fig. 8. As it can be seen, the bandwidth as well as the gain of transfer function \(G(s)\) is a little reduced by increasing the inverter load. In this paper, the controller parameter \(K\) is selected according to the required bandwidth of the inner current control loop. As shown in Fig. 8, the lowest control bandwidth is expected at the nominal load. Thus, in order to guarantee the required bandwidth under all loading conditions, \(K\) should be tuned under nominal or maximum loading conditions. In such conditions and assuming that the expected bandwidth of the capacitor current controller is \(\omega_h\), then the gain value can be calculated from (7), \(|G(j \omega_h)|^2 = 1/2\), as

\[
K = \frac{L + r CZ + \sqrt{2r CZ (RCZ + L) + L^2 (2 + C^2 Z^2 \omega_h^2)}}{CZ}
\]

(8)

Ideally, if the bandwidth of \(i_C/i_C^*\) (set by \(K\)) was infinite, then (7) would become \(i_C/i_C^* \approx 1\), and therefore, a perfect blocking of load disturbances and an instantaneous dynamic response would be achieved. Whereas this bandwidth can be selected up to the bandwidth limit of the voltage modulator (mainly set by the pulse-width modulation (PWM) frequency), in practice, it is chosen enough lower than the switching frequency to limit the current loop response to the switching noises. A satisfactory compromise is then a bandwidth as high as one-fifth to one-fourth of the switching frequency. Based on this selection criterion and with \(f_s = 20 \text{kHz}\), the bandwidth is set as \(\omega_h = 2\pi (0.1 \times 20) \text{kHz} \approx 25 \text{krad/s}\), and consequently, \(K\) is determined from (8) to be about 16. Although it is conservative, but to ensure that, under all loading conditions, the bandwidth will not become less than the decided value \(\omega_h\).
Fig. 6. Bode plot of transfer function $H(s)$.

Fig. 7. Block diagram of inner current control loop.

Fig. 8. Bode plots of $G(s)$ under (solid line) nominal load, (dashed line) one-fifth of nominal load, and (dotted line) one-tenth of nominal load with $K = 10$. (8) is evaluated for the nominal load. This value for $K$ will give a bandwidth of 5 kHz (32 krad/s) under no-load condition.

B. Outer Voltage Control Loop

Once $K$ is set by the inner current loop bandwidth criterion, the next step is to tune the parameters of the voltage feedback loop. Fig. 9 shows the block diagram of the proposed control system and its simplified representation, in which the SRFPI regulator and the inner current control loop are replaced by $H(s)$ and $G(s)$, respectively, and $v^* = v^*_d = v^*_d \cos(\omega f t) - v^*_q \sin(\omega f t)$.

To investigate the effect of inverter load on the voltage regulation performance, the Bode plots of the open-loop transfer function $T_{ol}(s) = v/E = H(s)G(s)/Cs$ under nominal load (solid line), one-fifth of nominal load (dashed line), and one-tenth of nominal load (dotted line) are depicted in Fig. 10 for the simple case of $K = 16$, $K_p = 0.15$, and $K_i = 0$.

From these plots, it can be concluded that, under light loads, the phase margin (PM) and the closed-loop stability are slightly reduced. Physically, under no-load or light-load conditions, the lightly damped characteristic of the output filter can cause a sharp reduction in the open-loop phase and, consequently, reduce the PM. This effect is more considerable when the crossover frequency of the open-loop system is near the resonant frequency of the LC filter, which holds for our case as both frequencies are around 1.5 kHz. Traditionally, a resistor in series or parallel with the filter capacitor or inductor is used to damp the high-frequency resonances. However, as shown in Fig. 10, the capacitor current loop actively damps the LC resonance even under light loads and therefore enables an increase in the system bandwidth and avoids instability problems under light loads. According to these explanations, the voltage loop PI controller is designed under light-load conditions. Although it simplifies the analytical analysis, this simplification is conservative and ensures the stability for all inverter operating conditions. When the converter is under light loads ($Z$ tends toward $\infty$), the transfer function of (7) can be approximated by

$$\frac{i_C}{i_L} \approx \frac{K}{Ls + r + R}.$$ (9)
most decoupled analysis and design of controller parameters [34]. In this way, $K_p$ mainly determines that the transient response and the steady-state response at the fundamental frequency are almost specified by $K_i$. Indeed, as shown in (5), the stationary reference frame equivalent of the integral term of an SRFPI controller is an ideal resonant term which theoretically affects the system performance in the vicinity of the resonant frequency. Therefore, one can easily conclude that the crossover frequency as well as the dynamic performance is almost unaffected by the integral parameter. Thus, while tuning the proportional gain, we simply assume $K_i = 0$. However, when attending the system stability, the effect of $K_i$ and $K_p$ will be considered simultaneously. Using the aforementioned assumption, $H(s)$ will be simplified to $K_p$, and the transfer function of the closed-loop system in the frequency domain and under light load is obtained in

$$\frac{v}{v^*} \approx \frac{K_p K}{K_p K - LC\omega^2 + j(r + K)C\omega}.$$  (12)

After some simple manipulations on (12), one can find (13) for $K_p$ to achieve a desired bandwidth of $\omega_{bv}$

$$K_p = \frac{C\omega_{bv} \left[ \sqrt{2L^2\omega_{bv}^2 + K^2} - L\omega_{bv} \right]}{K}. $$  (13)

In inverter applications, the choice of system bandwidth is a compromise between the transient response and the disturbance rejection requirements. In practice and depending on the application requirements, a value in the range of ten times the fundamental frequency and one-tenth the switching frequency may be chosen to get both fast dynamics and switching noise immunity. For the inverter under study, this range is between 600 Hz and 2 kHz, and a value of 1.3 kHz is decided for the control bandwidth which is in the middle of this range. Evaluating (13) at $\omega_{bv} = 2\pi \times 1.3$ kHz $\approx 8$ krad/s yields $K_p = 0.15$. The Bode plots of the closed-loop transfer function $T_{cl}(s) = \frac{v}{v^*}$ provide a desired bandwidth of $\omega_{bv}$ under light-load condition can be written as (10) and (11), respectively, shown at the bottom of the page, where $b = (L\omega_f + r + K)C$.

The choice of the proportional gain of the PI compensator is a tradeoff between the attainable voltage regulation bandwidth and the control loop stability. In this paper, $K_p$ is chosen to provide a desired bandwidth of $\omega_{bv}$ for $v/v^*$ loop. A robust performance of the control system and a minimum steady-state error will be then ensured by means of proper selection of the integral gain of the compensator. For the sake of simplicity, the following analytical analysis to determine $K_p$ is based on the assumption that the integral gain $K_i$ has almost no effect on the voltage regulation dynamics. Zmood and Holmes, for the first time, showed that a promising feature of PI controller implementation in the synchronous reference frame is the ability to achieve a desired bandwidth of $\omega_{bv}$.

From Fig. 9, the open-loop and closed-loop transfer functions of the inverter system under light-load condition can be written as (10) and (11), respectively, shown at the bottom of the page, where $b = (L\omega_f + r + K)C$.

\[
\frac{v}{v^*} = \frac{K(a_3s^3 + a_2s^2 + a_1s + a_0)}{LCs^5 + bs^4 + b\omega_f s^3 + b\omega_f^2 s^2 + (r + K)C\omega^3 s}
\]  (10)

\[
\frac{v}{v^*} = \frac{K(a_3s^3 + a_2s^2 + a_1s + a_0)}{LCs^5 + bs^4 + (b\omega_f + Ka_3)s^3 + (b\omega_f^2 + Ka_2)s^2 + ((r + K)C\omega^3 + Ka_1)s + Ka_0}
\]  (11)

The Bode plots of the closed-loop transfer function $T_{cl}(s) = \frac{v}{v^*}$
one-fifth of nominal load, and (dotted line) one-tenth of nominal load with $K_i = 16$, $K_p = 0.15$, and $K_i = 0$.

$T_{ol}(s)/(1 + T_{ol}(s))$ under nominal load (solid line), one-fifth of nominal load (dashed line), and one-tenth of nominal load (dotted line) are depicted in Fig. 11 for $K = 16$, $K_p = 0.15$, and $K_i = 0$. Evidently, the influence of loading condition on the system bandwidth is almost negligible. Thus, it is reasonable to conclude that (13) ensures the decided bandwidth under different loading conditions.

C. Stability Analysis and Determining the Integrator Gain

From (11), the system characteristic polynomial can be obtained as

$$LCs^5 + bs^4 + (b\omega_f + Ka_3)s^3 + (b\omega_f^2 + Ka_2)s^2 + ((r + K)C\omega_f^3 + Ka_1)s + Ka_0 = 0. \quad (14)$$

Applying the Routh–Hurwitz stability criterion to (14) yields the system stability discriminant as

$$\begin{cases} K > 0 \\ K_p > 0 \quad (15) \\ K_i < K_p \times \omega_f. \end{cases}$$

This establishes an upper bound for $K_i$ in terms of $K_p$ (already determined) and $\omega_f$ (a grid-related constant) which, in our case, is $K_i < 55$.

After evaluating the system stability, it is important to examine its stability margin from the open-loop transfer function $T_{ol}(s)$. The open-loop Bode plots in Fig. 12 show how $K_i$ is responsible for providing a high gain at the fundamental frequency $\omega_f$. Ideally, the inverter control system can only track a sinusoidal reference with zero steady-state error, if the $T_{ol}(s)$ has a peak with infinite magnitude at $\omega_f$. Based on this analysis, $K_i$ should be chosen as high as possible, regarding the stability limitation $K_i < K_p \omega_f$, to essentially remove the steady-state error. On the other hand, the integral gain should be minimized to ensure that the integral term does not affect other frequencies. Practically, this gain is selected enough lower than the stability criterion and may be oversized in applications where variations of the fundamental frequency are expected, which may happen in the case of parallel-connected inverters in stand-alone ac systems. Accordingly, in our work, $K_i$ is chosen to be 30, which is almost in the middle of its stable range ($k_i < 55$).

D. Harmonic Impedance

Harmonic impedance is an effective criterion to assess the effect of harmonic load currents on the output voltage distortion. To limit the voltage distortion caused by harmonic currents, the harmonic impedance should be ideally zero so that the parameters of the voltage loop compensator should be selected to have the lowest possible harmonic impedance, particularly at low frequencies. From Fig. 9(a), the transfer function of the harmonic impedance can be derived as (16), shown at the bottom of the page, where $d = L\omega_f + r$. 

$$Z_o(s) = \frac{v}{i_o} = \frac{Ls^4 + ds^3 + d\omega_fs^2 + d\omega_f^2s + r\omega^3}{LCs^5 + bs^4 + (b\omega_f + Ka_3)s^3 + (b\omega_f^2 + Ka_2)s^2 + ((r + K)C\omega_f^3 + Ka_1)s + Ka_0} \quad (16)$$
Fig. 13. Variation of harmonic impedance for three different values of $K_p$: (solid line) 0.01, (dashed line) 0.05, and (dotted line) 0.15.

Fig. 14. Suggested control scheme with a multiresonant HC.

Fig. 15. Bode magnitude plots of the inverter harmonic impedance (dashed line) with and (solid line) without using the HC for $k_p = 0.15$.

d can be observed that the HC results in notches in the frequency response at the concerned frequencies. As a consequence, using the multiresonant HC, the inverter output voltage harmonic distortion is significantly reduced.

The number of harmonic integrators in the HC depends on the load characteristics and also the application where the inverter is used. In this paper, an HC including three modules tuned at the third, fifth, and seventh harmonic frequencies is suggested, since they are the most dominant harmonic components in the load current. It is worth mentioning that the added resonant compensators have a very negligible effect on the dynamic performance of the inverter, since they only respond to the frequencies around their resonant frequencies.

E. Effect of Control Delay

Digital control systems impose an additional time delay in the control loop. This delay corresponds to the digital sampling, program computation time, and PWM register update and results in one or two PWM period delays in digital execution of the control algorithm.

A time delay of $T_d$ in the Laplace domain is described as $e^{-T_d s}$ which, in the frequency domain, becomes

$$|e^{-j\omega T_d}| = 1$$

$$\angle e^{-j\omega T_d} = -\omega T_d.$$  

Thus, the control delay does not affect the magnitude of the system transfer functions; however, it introduces roll-off in the phase. In systems with limited PM, this extra loop phase lag may degrade the control performance or even cause instability. Replacing the crossover frequency of the open-loop system $\omega_c$, in (18b), it is convenient to determine how much the PM is reduced when a time delay of $T_d$ contributes to the control loop

$$\Delta \text{PM} = -\omega_c T_d.$$  

Although it is not convenient to include the effect of control delay in the system modeling and control design, it is necessary to check the system stability in the presence of delays in the
system. In our work, \( \omega_c \approx 5.6 \text{ krad/s} \) which means that, for one and two switching period delays, the new PMs are \( 65^\circ \) and \( 50^\circ \), respectively. The reduced PM is still adequate to ensure the system stability and avoid the oscillatory response.

**F. Efficiency of the Proposed Control Structure**

Fig. 16 shows the Bode plots of \( T_{cl}(s) \) under nominal load for suggested control (solid line), without voltage-feedforward path (dashed line), and without inner current loop (dotted line). These plots show how efficiently the output voltage feedforward reduces the steady-state error and how the inner current control loop eliminates the resonant and increases the converter stability.

**G. Effect of Parameter Uncertainty**

In practice, the parameters of the \( LC \) filter may not be exact or may vary as a consequence of varying operating conditions and aging. The performance of the control system, in terms of the PM and the control bandwidth, considering mismatches in the \( L \) and \( C \) values, is investigated, and the results are depicted in Fig. 17. Clearly, over a wide range of parameter mismatch, the variation of the PM, as a reliable stability measure, is insignificant, and the closed-loop system is far from instability. Fig. 17(b) shows that the \( \omega_{bv} \) mainly remains unchanged with inductance variations; however, the capacitance uncertainties lead to large bandwidth variations. In particular, high positive values of \( \Delta C \) limit the bandwidth and may deteriorate the dynamic performance.

**V. PERFORMANCE EVALUATION**

To confirm the effectiveness of the proposed control strategy, a single-phase inverter system was set up, consisting of a high-power dc source, a full-bridge IGBT intelligent power module, an \( LC \) filter, gate drives, and sensors. The control algorithm was implemented in TMSF28335 floating point digital signal controller from Texas Instruments. In principle, the proposed control scheme requires only one current sensor to measure the capacitor current. However, to include the overcurrent protection as an industrial feature to the developed inverter system, a relatively low cost current sensor is also utilized for the inductor current. The nominal power, frequency, and voltage of the experimental prototype are 2 kVA, 60 Hz, and 120 V\(_{\text{rms}}\), respectively, and other parameters can be found in Table I. Measurements are done at 20 ksamples/s. To avoid noises at switching instants, all signals are sampled in the middle of each PWM period.

In the first study, the steady-state performance under the nominal resistive load is investigated. The output voltage and
Fig. 19. Steady-state waveforms under \( LC \) load: Ch1 denotes the output voltage (100 V/div), Ch2 denotes the load current (4 A/div), and Ch3 denotes the tracking error (10 V/div).

Fig. 20. Transient waveforms in response to no load to nominal resistive load step change: Ch1 denotes the output voltage (100 V/div), Ch2 denotes the load current (20 A/div), and Ch3 denotes the tracking error (10 V/div).

Fig. 21. Transient waveforms in response to \(-50\%\) step change of reference voltage amplitude: Ch1 denotes the output voltage (100 V/div), Ch2 denotes the load current (20 A/div), and Ch3 denotes the tracking error (20 V/div).

Fig. 22. Steady-state waveforms under a highly distorting load without using the HC: Ch1 denotes the output voltage (100 V/div), Ch2 denotes the load current (20 A/div), and Ch3 denotes the tracking error (10 V/div).

Fig. 23. Steady-state waveforms under a highly distorting load with using the HC: Ch1 denotes the output voltage (100 V/div), Ch2 denotes the load current (20 A/div), and Ch3 denotes the tracking error (10 V/div).

current as well as the tracking error waveforms are shown in Fig. 18, where the excellent reference tracking with the successful elimination of the steady-state error is obvious.

In the following, the tracking performance under an \( LC \)-type load with no resistor in the circuit is also studied. It is the worst case with a high-order linear load where the lack of damping may cause oscillations or even instability. The parameters of load are selected such that the load self-resonant frequency lies within the control bandwidth. The results are shown in Fig. 19. Due to the waveform regulation of the capacitor current, a stable operation is achieved.

In another study, the transient performance for a load step from no load to the nominal resistive load is considered. Fig. 20 depicts that the current regulator dynamic is very fast. The output voltage recovers in less than 1 ms, while it undergoes very little variations during the transient.

Fig. 21 shows the inverter system response to a \(-50\%\) step change of command voltage under nominal resistive load. Due to the excellent performance of the voltage regulator loop, the phase and amplitude errors are removed in about a cycle.

As a worst case operation, the performance of the proposed control scheme has been tested in the presence of a highly distorting load consisting of a diode rectifier bridge feeding a 500-\(\mu\)F capacitor in parallel with a 30-\(\Omega\) resistor. The converter current is highly distorted with sharp spikes and zero periods, as shown in Fig. 22. Nevertheless, the load voltage remains sinusoidal (THD = 3.18\%) with only a small
distortion observable when the rectifier diodes start conducting. This promising behavior is a consequence of providing enough control bandwidth (about 1.3 kHz). As shown in Fig. 23, the output voltage quality can be more improved by using the harmonic compensation network including three modules tuned at the third, fifth, and seventh harmonic frequencies. In this case, total harmonic distortion (THD) is reduced to 1.89%.

For performance comparison, another commonly adopted capacitor current-regulated voltage-controlled strategy is implemented on the same experimental rig. The conventional technique uses stationary reference frame proportional controllers for both voltage and current control loops [26], [35]. For the sake of fair comparison, the voltage decoupling feedforward is also added to the conventional scheme. The gains of the inner current and output voltage control loops are chosen such that the same bandwidth as the proposed technique is achieved. This selection provides a PM of about 75°. As the proposed technique, the conventional strategy also benefits from the voltage variation prediction provided by the capacitor current feedback and consequently offers a very fast dynamic response. The qualities of the sinusoidal voltage waveforms in terms of THD and the steady-state error between the output voltage and its reference for different test cases are compared in Table II.

Both techniques can supply different load types with negligible harmonic distortions in the generated voltage; however, owing to the HC block, the proposed technique produced an output voltage with lower harmonic contents than the voltage produced by the conventional technique under a highly nonlinear load. The comparative performance results under identical loads clearly demonstrate that significant improvements in the voltage-tracking performance can be achieved using the proposed control technique.

VI. CONCLUSION

This paper has proposed an SRFPI controller to regulate the instantaneous output voltage of the single-phase inverter in stand-alone mode, which guarantees zero steady-state error at the fundamental frequency. Moreover, an inner capacitor current regulating loop brings active damping and improves both transient and steady-state performances. A voltage-feedforward path boosts the system robustness. A multiresonant HC actively prevents the low-order harmonic currents to distort the inverter output voltage. The single-phase equivalent of the SRFPI regulator was provided, which significantly simplifies controller design and stability analysis. Based on this model, a step-by-step design procedure with consideration of the practical implementation aspects has been suggested. The performance of the proposed control strategy has been confirmed through extensive experiments.

<table>
<thead>
<tr>
<th>Load type</th>
<th>(i_o) (Arms)</th>
<th>Proposed technique</th>
<th>Conventional technique</th>
</tr>
</thead>
<tbody>
<tr>
<td>No load</td>
<td>0</td>
<td>0.21</td>
<td>0.5</td>
</tr>
<tr>
<td>Nominal resistive load</td>
<td>15</td>
<td>0.2</td>
<td>0.5</td>
</tr>
<tr>
<td>LC load</td>
<td>1</td>
<td>0.21</td>
<td>0.2</td>
</tr>
<tr>
<td>Highly nonlinear load (without HC)</td>
<td>11</td>
<td>1.68 (3.18)</td>
<td>3.11</td>
</tr>
</tbody>
</table>

REFERENCES


