%0 Journal Article %T A Novel Circuit Design Technique to Minimize Sleep Mode Power Consumption due to Leakage Power in the Sub-100nm Wide Gates in CMOS Technology %A Peiravi, Ali %A Asyaei, Mohammad %J World Applied Sciences Journal %@ 1818-4952 %D 2008