IEEE Transactions on Circuits and Systems Part II: Express Briefs, ( ISI ), Volume (61), No (8), Year (2014-8) , Pages (584-588)

Title : ( A 10-bit 110 kS/s 1.16 μW SA-ADC With a Hybrid Differential/Single-Ended DAC in 180-nm CMOS for Multichannel Biomedical Applications )

Authors: Mohammad Taherzadeh-Sani , Reza Lotfi , F. Nabki ,

Access to full-text not allowed by authors

Citation: BibTeX | EndNote

Abstract

A 10-bit 110-kS/s successive-approximation analog to digital converter (ADC) for multichannel biomedical applications is presented. In order to achieve low-power operation, the ADC utilizes a reduced-speed dynamic comparator, a low complexity calibration technique, a hybrid single/differential digital-to-analog converter architecture, and an attenuation capacitor with low sensitivity to mismatch errors. Fabricated in 180-nm CMOS, this ADC consumes a total power of 1.16 μW from 1.5 V/1.2 V analog/digital power supplies. The integral nonlinearity is between −1.23 LSB and 1.19 LSB, whereas the differential nonlinearity is between −0.71 LSB and 0.92 LSB. The ADC signal-to-noise-and-distortion ratio and spurious-free dynamic range are 56.1 and 67 dB with a 39.5-kHz sinusoid input, respectively. The ADC figure-of-merit is of 20 fJ per conversion step, which is very competitive, as compared with state-of-the-art ADCs in similar 180-nm CMOS technologies.

Keywords

, CMOS integrated circuits, low power, multichannel recording systems, reduced area, successive approximation-register analog-to-digital converters (SAR ADCs).
برای دانلود از شناسه و رمز عبور پرتال پویا استفاده کنید.

@article{paperid:1042592,
author = {Taherzadeh-Sani, Mohammad and Lotfi, Reza and F. Nabki},
title = {A 10-bit 110 kS/s 1.16 μW SA-ADC With a Hybrid Differential/Single-Ended DAC in 180-nm CMOS for Multichannel Biomedical Applications},
journal = {IEEE Transactions on Circuits and Systems Part II: Express Briefs},
year = {2014},
volume = {61},
number = {8},
month = {August},
issn = {1549-7747},
pages = {584--588},
numpages = {4},
keywords = {CMOS integrated circuits; low power; multichannel recording systems; reduced area; successive approximation-register analog-to-digital converters (SAR ADCs).},
}

[Download]

%0 Journal Article
%T A 10-bit 110 kS/s 1.16 μW SA-ADC With a Hybrid Differential/Single-Ended DAC in 180-nm CMOS for Multichannel Biomedical Applications
%A Taherzadeh-Sani, Mohammad
%A Lotfi, Reza
%A F. Nabki
%J IEEE Transactions on Circuits and Systems Part II: Express Briefs
%@ 1549-7747
%D 2014

[Download]